/* ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio ChibiOS - Copyright (C) 2023..2025 HorrorTroll ChibiOS - Copyright (C) 2023..2025 Zhaqian ChibiOS - Copyright (C) 2024..2025 Maxjta Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. */ /** * @file USARTv2/hal_uart_lld.h * @brief AT32 low level UART driver header. * * @addtogroup UART * @{ */ #ifndef HAL_UART_LLD_H #define HAL_UART_LLD_H #if HAL_USE_UART || defined(__DOXYGEN__) /*===========================================================================*/ /* Driver constants. */ /*===========================================================================*/ /*===========================================================================*/ /* Driver pre-compile time settings. */ /*===========================================================================*/ /** * @name Configuration options * @{ */ /** * @brief UART driver on USART1 enable switch. * @details If set to @p TRUE the support for USART1 is included. * @note The default is @p FALSE. */ #if !defined(AT32_UART_USE_USART1) || defined(__DOXYGEN__) #define AT32_UART_USE_USART1 FALSE #endif /** * @brief UART driver on USART2 enable switch. * @details If set to @p TRUE the support for USART2 is included. * @note The default is @p FALSE. */ #if !defined(AT32_UART_USE_USART2) || defined(__DOXYGEN__) #define AT32_UART_USE_USART2 FALSE #endif /** * @brief UART driver on USART3 enable switch. * @details If set to @p TRUE the support for USART3 is included. * @note The default is @p FALSE. */ #if !defined(AT32_UART_USE_USART3) || defined(__DOXYGEN__) #define AT32_UART_USE_USART3 FALSE #endif /** * @brief UART driver on UART4 enable switch. * @details If set to @p TRUE the support for UART4 is included. * @note The default is @p FALSE. */ #if !defined(AT32_UART_USE_UART4) || defined(__DOXYGEN__) #define AT32_UART_USE_UART4 FALSE #endif /** * @brief UART driver on UART5 enable switch. * @details If set to @p TRUE the support for UART5 is included. * @note The default is @p FALSE. */ #if !defined(AT32_UART_USE_UART5) || defined(__DOXYGEN__) #define AT32_UART_USE_UART5 FALSE #endif /** * @brief UART driver on USART6 enable switch. * @details If set to @p TRUE the support for USART6 is included. * @note The default is @p FALSE. */ #if !defined(AT32_UART_USE_USART6) || defined(__DOXYGEN__) #define AT32_UART_USE_USART6 FALSE #endif /** * @brief UART driver on UART7 enable switch. * @details If set to @p TRUE the support for UART7 is included. * @note The default is @p FALSE. */ #if !defined(AT32_UART_USE_UART7) || defined(__DOXYGEN__) #define AT32_UART_USE_UART7 FALSE #endif /** * @brief UART driver on UART8 enable switch. * @details If set to @p TRUE the support for UART8 is included. * @note The default is @p FALSE. */ #if !defined(AT32_UART_USE_UART8) || defined(__DOXYGEN__) #define AT32_UART_USE_UART8 FALSE #endif /** * @brief USART1 interrupt priority level setting. */ #if !defined(AT32_UART_USART1_IRQ_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_USART1_IRQ_PRIORITY 12 #endif /** * @brief USART2 interrupt priority level setting. */ #if !defined(AT32_UART_USART2_IRQ_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_USART2_IRQ_PRIORITY 12 #endif /** * @brief USART3 interrupt priority level setting. */ #if !defined(AT32_UART_USART3_IRQ_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_USART3_IRQ_PRIORITY 12 #endif /** * @brief UART4 interrupt priority level setting. */ #if !defined(AT32_UART_UART4_IRQ_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_UART4_IRQ_PRIORITY 12 #endif /** * @brief UART5 interrupt priority level setting. */ #if !defined(AT32_UART_UART5_IRQ_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_UART5_IRQ_PRIORITY 12 #endif /** * @brief USART6 interrupt priority level setting. */ #if !defined(AT32_UART_USART6_IRQ_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_USART6_IRQ_PRIORITY 12 #endif /** * @brief UART7 interrupt priority level setting. */ #if !defined(AT32_UART_UART7_IRQ_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_UART7_IRQ_PRIORITY 12 #endif /** * @brief UART8 interrupt priority level setting. */ #if !defined(AT32_UART_UART8_IRQ_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_UART8_IRQ_PRIORITY 12 #endif /** * @brief USART1 DMA priority (0..3|lowest..highest). * @note The priority level is used for both the TX and RX DMA channels but * because of the channels ordering the RX channel has always priority * over the TX channel. */ #if !defined(AT32_UART_USART1_DMA_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_USART1_DMA_PRIORITY 0 #endif /** * @brief USART2 DMA priority (0..3|lowest..highest). * @note The priority level is used for both the TX and RX DMA channels but * because of the channels ordering the RX channel has always priority * over the TX channel. */ #if !defined(AT32_UART_USART2_DMA_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_USART2_DMA_PRIORITY 0 #endif /** * @brief USART3 DMA priority (0..3|lowest..highest). * @note The priority level is used for both the TX and RX DMA channels but * because of the channels ordering the RX channel has always priority * over the TX channel. */ #if !defined(AT32_UART_USART3_DMA_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_USART3_DMA_PRIORITY 0 #endif /** * @brief UART4 DMA priority (0..3|lowest..highest). * @note The priority level is used for both the TX and RX DMA channels but * because of the channels ordering the RX channel has always priority * over the TX channel. */ #if !defined(AT32_UART_UART4_DMA_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_UART4_DMA_PRIORITY 0 #endif /** * @brief UART5 DMA priority (0..3|lowest..highest). * @note The priority level is used for both the TX and RX DMA channels but * because of the channels ordering the RX channel has always priority * over the TX channel. */ #if !defined(AT32_UART_UART5_DMA_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_UART5_DMA_PRIORITY 0 #endif /** * @brief USART6 DMA priority (0..3|lowest..highest). * @note The priority level is used for both the TX and RX DMA channels but * because of the channels ordering the RX channel has always priority * over the TX channel. */ #if !defined(AT32_UART_USART6_DMA_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_USART6_DMA_PRIORITY 0 #endif /** * @brief UART7 DMA priority (0..3|lowest..highest). * @note The priority level is used for both the TX and RX DMA channels but * because of the channels ordering the RX channel has always priority * over the TX channel. */ #if !defined(AT32_UART_UART7_DMA_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_UART7_DMA_PRIORITY 0 #endif /** * @brief UART8 DMA priority (0..3|lowest..highest). * @note The priority level is used for both the TX and RX DMA channels but * because of the channels ordering the RX channel has always priority * over the TX channel. */ #if !defined(AT32_UART_UART8_DMA_PRIORITY) || defined(__DOXYGEN__) #define AT32_UART_UART8_DMA_PRIORITY 0 #endif /** * @brief UART DMA error hook. * @note The default action for DMA errors is a system halt because DMA * error can only happen because programming errors. */ #if !defined(AT32_UART_DMA_ERROR_HOOK) || defined(__DOXYGEN__) #define AT32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure") #endif /** @} */ /*===========================================================================*/ /* Derived constants and error checks. */ /*===========================================================================*/ #if AT32_UART_USE_USART1 && !AT32_HAS_USART1 #error "USART1 not present in the selected device" #endif #if AT32_UART_USE_USART2 && !AT32_HAS_USART2 #error "USART2 not present in the selected device" #endif #if AT32_UART_USE_USART3 && !AT32_HAS_USART3 #error "USART3 not present in the selected device" #endif #if AT32_UART_USE_UART4 && !AT32_HAS_UART4 #error "UART4 not present in the selected device" #endif #if AT32_UART_USE_UART5 && !AT32_HAS_UART5 #error "UART5 not present in the selected device" #endif #if AT32_UART_USE_USART6 && !AT32_HAS_USART6 #error "USART6 not present in the selected device" #endif #if AT32_UART_USE_UART7 && !AT32_HAS_UART7 #error "UART7 not present in the selected device" #endif #if AT32_UART_USE_UART8 && !AT32_HAS_UART8 #error "UART8 not present in the selected device" #endif #if !AT32_UART_USE_USART1 && !AT32_UART_USE_USART2 && \ !AT32_UART_USE_USART3 && !AT32_UART_USE_UART4 && \ !AT32_UART_USE_UART5 && !AT32_UART_USE_USART6 && \ !AT32_UART_USE_UART7 && !AT32_UART_USE_UART8 #error "UART driver activated but no USART/UART peripheral assigned" #endif #if !defined(AT32_USART1_SUPPRESS_ISR) && \ AT32_UART_USE_USART1 && \ !OSAL_IRQ_IS_VALID_PRIORITY(AT32_UART_USART1_IRQ_PRIORITY) #error "Invalid IRQ priority assigned to USART1" #endif #if !defined(AT32_USART2_SUPPRESS_ISR) && \ AT32_UART_USE_USART2 && \ !OSAL_IRQ_IS_VALID_PRIORITY(AT32_UART_USART2_IRQ_PRIORITY) #error "Invalid IRQ priority assigned to USART2" #endif #if !defined(AT32_USART3_SUPPRESS_ISR) && \ AT32_UART_USE_USART3 && \ !OSAL_IRQ_IS_VALID_PRIORITY(AT32_UART_USART3_IRQ_PRIORITY) #error "Invalid IRQ priority assigned to USART3" #endif #if !defined(AT32_UART4_SUPPRESS_ISR) && \ AT32_UART_USE_UART4 && \ !OSAL_IRQ_IS_VALID_PRIORITY(AT32_UART_UART4_IRQ_PRIORITY) #error "Invalid IRQ priority assigned to UART4" #endif #if !defined(AT32_UART5_SUPPRESS_ISR) && \ AT32_UART_USE_UART5 && \ !OSAL_IRQ_IS_VALID_PRIORITY(AT32_UART_UART5_IRQ_PRIORITY) #error "Invalid IRQ priority assigned to UART5" #endif #if !defined(AT32_USART6_SUPPRESS_ISR) && \ AT32_UART_USE_USART6 && \ !OSAL_IRQ_IS_VALID_PRIORITY(AT32_UART_USART6_IRQ_PRIORITY) #error "Invalid IRQ priority assigned to USART6" #endif #if !defined(AT32_UART7_SUPPRESS_ISR) && \ AT32_UART_USE_UART7 && \ !OSAL_IRQ_IS_VALID_PRIORITY(AT32_UART_UART7_IRQ_PRIORITY) #error "Invalid IRQ priority assigned to UART7" #endif #if !defined(AT32_UART8_SUPPRESS_ISR) && \ AT32_UART_USE_UART8 && \ !OSAL_IRQ_IS_VALID_PRIORITY(AT32_UART_UART8_IRQ_PRIORITY) #error "Invalid IRQ priority assigned to UART8" #endif /* Check on DMA priorities.*/ #if AT32_UART_USE_USART1 && \ !AT32_DMA_IS_VALID_PRIORITY(AT32_UART_USART1_DMA_PRIORITY) #error "Invalid DMA priority assigned to USART1" #endif #if AT32_UART_USE_USART2 && \ !AT32_DMA_IS_VALID_PRIORITY(AT32_UART_USART2_DMA_PRIORITY) #error "Invalid DMA priority assigned to USART2" #endif #if AT32_UART_USE_USART3 && \ !AT32_DMA_IS_VALID_PRIORITY(AT32_UART_USART3_DMA_PRIORITY) #error "Invalid DMA priority assigned to USART3" #endif #if AT32_UART_USE_UART4 && \ !AT32_DMA_IS_VALID_PRIORITY(AT32_UART_UART4_DMA_PRIORITY) #error "Invalid DMA priority assigned to UART4" #endif #if AT32_UART_USE_UART5 && \ !AT32_DMA_IS_VALID_PRIORITY(AT32_UART_UART5_DMA_PRIORITY) #error "Invalid DMA priority assigned to UART5" #endif #if AT32_UART_USE_USART6 && \ !AT32_DMA_IS_VALID_PRIORITY(AT32_UART_USART6_DMA_PRIORITY) #error "Invalid DMA priority assigned to USART6" #endif #if AT32_UART_USE_UART7 && \ !AT32_DMA_IS_VALID_PRIORITY(AT32_UART_UART7_DMA_PRIORITY) #error "Invalid DMA priority assigned to UART7" #endif #if AT32_UART_USE_UART8 && \ !AT32_DMA_IS_VALID_PRIORITY(AT32_UART_UART8_DMA_PRIORITY) #error "Invalid DMA priority assigned to UART8" #endif /* Check on the presence of the DMA streams settings.*/ #if AT32_UART_USE_USART1 && (!defined(AT32_UART_USART1_RX_DMA_STREAM) || \ !defined(AT32_UART_USART1_TX_DMA_STREAM)) #error "USART1 DMA streams not defined" #endif #if AT32_UART_USE_USART2 && (!defined(AT32_UART_USART2_RX_DMA_STREAM) || \ !defined(AT32_UART_USART2_TX_DMA_STREAM)) #error "USART2 DMA streams not defined" #endif #if AT32_UART_USE_USART3 && (!defined(AT32_UART_USART3_RX_DMA_STREAM) || \ !defined(AT32_UART_USART3_TX_DMA_STREAM)) #error "USART3 DMA streams not defined" #endif #if AT32_UART_USE_UART4 && (!defined(AT32_UART_UART4_RX_DMA_STREAM) || \ !defined(AT32_UART_UART4_TX_DMA_STREAM)) #error "UART4 DMA streams not defined" #endif #if AT32_UART_USE_UART5 && (!defined(AT32_UART_UART5_RX_DMA_STREAM) || \ !defined(AT32_UART_UART5_TX_DMA_STREAM)) #error "UART5 DMA streams not defined" #endif #if AT32_UART_USE_USART6 && (!defined(AT32_UART_USART6_RX_DMA_STREAM) || \ !defined(AT32_UART_USART6_TX_DMA_STREAM)) #error "USART6 DMA streams not defined" #endif #if AT32_UART_USE_UART7 && (!defined(AT32_UART_UART7_RX_DMA_STREAM) || \ !defined(AT32_UART_UART7_TX_DMA_STREAM)) #error "UART7 DMA streams not defined" #endif #if AT32_UART_USE_UART8 && (!defined(AT32_UART_UART8_RX_DMA_STREAM) || \ !defined(AT32_UART_UART8_TX_DMA_STREAM)) #error "UART8 DMA streams not defined" #endif /* Check on the validity of the assigned DMA channels.*/ #if AT32_UART_USE_USART1 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_USART1_RX_DMA_STREAM) #error "Invalid DMA channel assigned to USART1 RX" #endif #if AT32_UART_USE_USART1 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_USART1_TX_DMA_STREAM) #error "Invalid DMA channel assigned to USART1 TX" #endif #if AT32_UART_USE_USART2 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_USART2_RX_DMA_STREAM) #error "Invalid DMA channel assigned to USART2 RX" #endif #if AT32_UART_USE_USART2 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_USART2_TX_DMA_STREAM) #error "Invalid DMA channel assigned to USART2 TX" #endif #if AT32_UART_USE_USART3 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_USART3_RX_DMA_STREAM) #error "Invalid DMA channel assigned to USART3 RX" #endif #if AT32_UART_USE_USART3 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_USART3_TX_DMA_STREAM) #error "Invalid DMA channel assigned to USART3 TX" #endif #if AT32_UART_USE_UART4 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_UART4_RX_DMA_STREAM) #error "Invalid DMA channel assigned to UART4 RX" #endif #if AT32_UART_USE_UART4 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_UART4_TX_DMA_STREAM) #error "Invalid DMA channel assigned to UART4 TX" #endif #if AT32_UART_USE_UART5 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_UART5_RX_DMA_STREAM) #error "Invalid DMA channel assigned to UART5 RX" #endif #if AT32_UART_USE_UART5 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_UART5_TX_DMA_STREAM) #error "Invalid DMA channel assigned to UART5 TX" #endif #if AT32_UART_USE_USART6 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_USART6_RX_DMA_STREAM) #error "Invalid DMA channel assigned to USART6 RX" #endif #if AT32_UART_USE_USART6 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_USART6_TX_DMA_STREAM) #error "Invalid DMA channel assigned to USART6 TX" #endif #if AT32_UART_USE_UART7 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_UART7_RX_DMA_STREAM) #error "Invalid DMA channel assigned to UART7 RX" #endif #if AT32_UART_USE_UART7 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_UART7_TX_DMA_STREAM) #error "Invalid DMA channel assigned to UART7 TX" #endif #if AT32_UART_USE_UART8 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_UART8_RX_DMA_STREAM) #error "Invalid DMA channel assigned to UART8 RX" #endif #if AT32_UART_USE_UART8 && \ !AT32_DMA_IS_VALID_STREAM(AT32_UART_UART8_TX_DMA_STREAM) #error "Invalid DMA channel assigned to UART8 TX" #endif #if !defined(AT32_DMA_REQUIRED) #define AT32_DMA_REQUIRED #endif /* Checks on allocation of USARTx units.*/ #if AT32_UART_USE_USART1 #if defined(AT32_USART1_IS_USED) #error "UARTD1 requires USART1 but it is already used" #else #define AT32_USART1_IS_USED #endif #endif #if AT32_UART_USE_USART2 #if defined(AT32_USART2_IS_USED) #error "UARTD2 requires USART2 but it is already used" #else #define AT32_USART2_IS_USED #endif #endif #if AT32_UART_USE_USART3 #if defined(AT32_USART3_IS_USED) #error "UARTD3 requires USART3 but it is already used" #else #define AT32_USART3_IS_USED #endif #endif #if AT32_UART_USE_UART4 #if defined(AT32_UART4_IS_USED) #error "UARTD4 requires UART4 but it is already used" #else #define AT32_UART4_IS_USED #endif #endif #if AT32_UART_USE_UART5 #if defined(AT32_UART5_IS_USED) #error "UARTD5 requires UART5 but it is already used" #else #define AT32_UART5_IS_USED #endif #endif #if AT32_UART_USE_USART6 #if defined(AT32_USART6_IS_USED) #error "UARTD6 requires USART6 but it is already used" #else #define AT32_USART6_IS_USED #endif #endif #if AT32_UART_USE_UART7 #if defined(AT32_UART7_IS_USED) #error "UARTD7 requires UART7 but it is already used" #else #define AT32_UART7_IS_USED #endif #endif #if AT32_UART_USE_UART8 #if defined(AT32_UART8_IS_USED) #error "UARTD8 requires UART8 but it is already used" #else #define AT32_UART8_IS_USED #endif #endif /*===========================================================================*/ /* Driver data structures and types. */ /*===========================================================================*/ /** * @brief UART driver condition flags type. */ typedef uint32_t uartflags_t; /** * @brief Type of an UART driver. */ typedef struct hal_uart_driver UARTDriver; /** * @brief Generic UART notification callback type. * * @param[in] uartp pointer to the @p UARTDriver object */ typedef void (*uartcb_t)(UARTDriver *uartp); /** * @brief Character received UART notification callback type. * * @param[in] uartp pointer to the @p UARTDriver object * @param[in] c received character */ typedef void (*uartccb_t)(UARTDriver *uartp, uint16_t c); /** * @brief Receive error UART notification callback type. * * @param[in] uartp pointer to the @p UARTDriver object * @param[in] e receive error mask */ typedef void (*uartecb_t)(UARTDriver *uartp, uartflags_t e); /** * @brief Type of an UART configuration structure. * @note It could be empty on some architectures. */ typedef struct hal_uart_config { /** * @brief End of transmission buffer callback. */ uartcb_t txend1_cb; /** * @brief Physical end of transmission callback. */ uartcb_t txend2_cb; /** * @brief Receive buffer filled callback. */ uartcb_t rxend_cb; /** * @brief Character received while out if the @p UART_RECEIVE state. */ uartccb_t rxchar_cb; /** * @brief Receive error callback. */ uartecb_t rxerr_cb; /* End of the mandatory fields.*/ /** * @brief Receiver timeout callback. * @details Handles both idle and timeout interrupts depending on configured * flags in CTRL registers and supported hardware features. */ uartcb_t timeout_cb; /** * @brief Receiver timeout value in terms of number of bit duration. * @details Set it to 0 when you want to handle idle interrupt instead of * hardware timeout. */ uint32_t timeout; /** * @brief Bit rate. */ uint32_t speed; /** * @brief Initialization value for the CTRL1 register. */ uint32_t ctrl1; /** * @brief Initialization value for the CTRL2 register. */ uint32_t ctrl2; /** * @brief Initialization value for the CTRL3 register. */ uint32_t ctrl3; } UARTConfig; /** * @brief Structure representing an UART driver. */ struct hal_uart_driver { /** * @brief Driver state. */ uartstate_t state; /** * @brief Transmitter state. */ uarttxstate_t txstate; /** * @brief Receiver state. */ uartrxstate_t rxstate; /** * @brief Current configuration data. */ const UARTConfig *config; #if (UART_USE_WAIT == TRUE) || defined(__DOXYGEN__) /** * @brief Synchronization flag for transmit operations. */ bool early; /** * @brief Waiting thread on RX. */ thread_reference_t threadrx; /** * @brief Waiting thread on TX. */ thread_reference_t threadtx; #endif /* UART_USE_WAIT */ #if (UART_USE_MUTUAL_EXCLUSION == TRUE) || defined(__DOXYGEN__) /** * @brief Mutex protecting the peripheral. */ mutex_t mutex; #endif /* UART_USE_MUTUAL_EXCLUSION */ #if defined(UART_DRIVER_EXT_FIELDS) UART_DRIVER_EXT_FIELDS #endif /* End of the mandatory fields.*/ /** * @brief Pointer to the USART registers block. */ USART_TypeDef *usart; /** * @brief Clock frequency for the associated USART/UART. */ uint32_t clock; /** * @brief Receive DMA mode bit mask. */ uint32_t dmarxmode; /** * @brief Send DMA mode bit mask. */ uint32_t dmatxmode; /** * @brief Receive DMA channel. */ const at32_dma_stream_t *dmarx; /** * @brief Transmit DMA channel. */ const at32_dma_stream_t *dmatx; /** * @brief Default receive buffer while into @p UART_RX_IDLE state. */ volatile uint16_t rxbuf; }; /*===========================================================================*/ /* Driver macros. */ /*===========================================================================*/ /*===========================================================================*/ /* External declarations. */ /*===========================================================================*/ #if AT32_UART_USE_USART1 && !defined(__DOXYGEN__) extern UARTDriver UARTD1; #endif #if AT32_UART_USE_USART2 && !defined(__DOXYGEN__) extern UARTDriver UARTD2; #endif #if AT32_UART_USE_USART3 && !defined(__DOXYGEN__) extern UARTDriver UARTD3; #endif #if AT32_UART_USE_UART4 && !defined(__DOXYGEN__) extern UARTDriver UARTD4; #endif #if AT32_UART_USE_UART5 && !defined(__DOXYGEN__) extern UARTDriver UARTD5; #endif #if AT32_UART_USE_USART6 && !defined(__DOXYGEN__) extern UARTDriver UARTD6; #endif #if AT32_UART_USE_UART7 && !defined(__DOXYGEN__) extern UARTDriver UARTD7; #endif #if AT32_UART_USE_UART8 && !defined(__DOXYGEN__) extern UARTDriver UARTD8; #endif #ifdef __cplusplus extern "C" { #endif void uart_lld_init(void); void uart_lld_start(UARTDriver *uartp); void uart_lld_stop(UARTDriver *uartp); void uart_lld_start_send(UARTDriver *uartp, size_t n, const void *txbuf); size_t uart_lld_stop_send(UARTDriver *uartp); void uart_lld_start_receive(UARTDriver *uartp, size_t n, void *rxbuf); size_t uart_lld_stop_receive(UARTDriver *uartp); void uart_lld_serve_interrupt(UARTDriver *uartp); #ifdef __cplusplus } #endif #endif /* HAL_USE_UART */ #endif /* HAL_UART_LLD_H */ /** @} */